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4 mm and LB 3 mm, the ﬁrst and third resonances occur at 1.82 and
2.04 GHz, respectively.
As seen in Figure 1(b) and (c), the fabricated antenna is
sitting on the left upper corner of FR4 substrate (66  30  1
mm3, r  4.2) in consideration of its placements in a handset.
The antenna is fed by 50 grounded coplanar waveguide
(CPW) input line.
3. RESULTS
In order to validate the behavior of the proposed antenna, numer-
ical simulation has been carried out with Microwave Studio
(MWS). The fabricated antenna with the selected dimensions was
measured using an Agilent 8510C Network Analyzer. The mea-
sured and simulated return losses are compared in Figure 2 and are
in reasonably good agreement with each other. From the measured
results, it is seen that the operating frequency is in the range of
1.75–2.17 GHz with impedance bandwidth of 21.4% at VSWR 
2.0. It is conﬁrmed that the proposed antenna can be used in the
KPCS/IMT-2000 dual band.
Radiation patterns have been simulated and measured at the
frequency of 1.89 GHz. The simulated and measured radiation
patterns of the x–z and y–z planes are shown in Figure 3(a) and
(b), respectively. As seen in Figure 3, there is good agreement
between the measured and simulated results. Note that the radia-
tion patterns are approximately omnidirectional and similar to that
of a monopole antenna. Both simulated and measured antenna
gains in the x–z plane have 2.6 dBi.
4. CONCLUSION
It has been demonstrated that the proposed antenna with branch
structure provides a wide impedance bandwidth of 21.4% based
on VSWR  2, maximum measured gain of 2.6 dBi, and an
omnidirectional radiation pattern similar to that of a monopole
antenna. Its advantages in terms of the cost, size, and ease of
surface-mount assembly are attractive features for KPCS/IMT-
2000 applications.
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ABSTRACT: This paper presents a broadband-noise circuit model for
a “cold”-FET (Vds  0 V) with a reverse-biased gate. The noise model
includes two intrinsic uncorrelated noise-current sources whose spectral
densities are determined from measurement of the device’s S parameters
and noise powers. The model is used to characterize the device’s excess
Figure 3 Radiation patterns in the (a) x–z and (b) y–z planes: EEE
computed result; — measured result
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noise ratio (ENR) for application to full receiver-noise calibration. Ex-
perimental results up to 40 GHz are given. © 2004 Wiley Periodicals,
Inc. Microwave Opt Technol Lett 40: 326–330, 2004; Published online
in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.
11370
Key words: on-wafer noise source; excess noise ratio; small-signal
model; noise model
1. INTRODUCTION
Noise sources based on active devices such as FETs in a one-port
conﬁguration have been proposed in the literature [1–3] as an
alternative to avalanche-noise diodes (normally included in coaxial
and waveguide noise sources) [4, 5] and other devices [6]. In [1],
a FET is used as an equivalent “cold” source, and more recently a
FET-based cold/hot noise source [2] has been proposed, where the
selection between states is obtained through device-bias control
and switching the device input port between the gate-source and
drain-source ports, respectively. To extend the operating band-
width, a MMIC active cold load has been proposed [3], composed
of two MMIC cold-load circuits designed to cover the 2–10-GHz
and 10–26-GHz ranges, respectively. While FET-based noise
sources present the advantage of being easily compatible with
microwave on-wafer measurement systems [7], it is necessary to
know their excess noise ratio (ENR) in a wide frequency range, in
order to be able to calibrate the noise receiver. To determine the
noise-source ENR, usually its output-noise temperature is mea-
sured with a receiver previously calibrated, using a well-known
room-temperature and/or cryogenic noise reference [1–4, 6]. In a
preceding work [5], it has been shown that equivalent noise models
for the noise devices are useful in the determination of their ENR,
because they help to reduce measurement uncertainty, in particu-
lar, when the device’s reﬂection-coefﬁcient magnitude is high, as
occurs in unmatched on-wafer FET or avalanche-diode-noise
sources.
In this paper, a method to extract the noise circuit-model of a
cold-FET (Vds  0) with a reverse-biased gate is presented. The
cold-FET is used as an on-wafer “hot” noise source in a one-port
conﬁguration, with the gate-source port as the output noise port,
while the drain-source port is loaded with an arbitrary reﬂection
coefﬁcient. The model is used to estimate the device noise tem-
perature and, therefore, characterize its ENR. The noise analysis is
performed from noisy networks theory in order to derive an
expression for the device output’s noise-current spectral density as
a function of its intrinsic noise sources. Then, using broadband S
parameters and noise-power experimental measurements as a func-
tion of frequency, a regression technique is applied for the best ﬁt
between the measured and estimated “multiplier” factor M asso-
ciated to the noise sources, in order to “estimate” the device’s
ENR, thus reducing the measurement uncertainty. Experimental
results of the estimated M and ENR of a 2  50 m gate-width
DPD-SQW HEMT up to 40 GHz are presented and applied to
perform full receiver noise calibration.
2. NOISE MODEL FOR A REVERSE-BIASED “COLD”-FET
Figure 1 shows the small-signal equivalent circuit of a cold-FET
(VDS  0) with the gate reverse-biased (VGS  0), including the
noise sources associated with the passive components and two
intrinsic uncorrelated noise sources associated with the gate-source
and gate-drain diodes, igs and igd, respectively [7]. It is assumed
that all passive components, except igs and igd, introduce thermal
noise. The noise-current spectral density of the gate noise source
can be expressed as [7]:
igs2  2qIGSM2 (1)
where IGS is the gate-source DC-bias current, q is the electron
charge, and M is a breakdown multiplier factor that has a low-pass
frequency dependence [9]. An analogue expression can be written
for the gate-drain diode. Note that if the FET layout is symmetrical
with IGS  IGD, the breakdown multiplier factors and the current
spectral-densities are the same (igs2  igd2 ).
2.1. Extraction of the Small-Signal Equivalent Circuit Elements
The extrinsic elements, Rg, Rd, Rs, Lg, Ld, Ls, Cpg, and Cpd,
represent the access and contact resistances and the pad effects,
and they are assumed to be bias-independent. To obtain these
elements, ﬁrst the transistor is pinched-off, and Cpg and Cpd are
computed from the imaginary part of its Y parameters using the
method proposed in [10]. Then the transistor is forward-biased
(VGS  0, VDS  0), and Lg, Ls, and Ld are computed from the
imaginary part of its Z parameters, and Rs, Rg, and Rd from the
real part of its Z parameters using a procedure similar to [11].
Once the extrinsic elements are known, the intrinsic Y matrix,
Yi (Fig. 1), is readily obtained, and the intrinsic parameters are
calculated from identiﬁcation with -branch admittances Ygs, Ygd,
and Yds. Elements Rds and Cds are computed from the real and
imaginary parts of Yds, respectively. The junction resistances
(Rjgs, Rjgd), intrinsic capacitances (Cgs, Cgd), and channel resis-
tances (Rgs, Rgd), are estimated from admittance Ygs and Ygd as
functions of the frequency. The frequency dependence of Ygs is
1
Ygsi
 Zgsi
Rgs Rjgs  siRgsRjgsCgs
1  siRjgsCgs
, (2)
where s  j,  is the angular frequency, i (1, . . . , N) is the
frequency index, and N is the number of measured frequency
points. An expression similar to Eq. (2) can be written for Ygd.
From Eq. (2), a linear equation system is obtained:
Zgsi	  1 si 
siZgsi	  Rgs  RjgsRgsRjgsCgs
RjgsCgs
. (3)
The system of Eq. (3) is solved for Rgs  Rjgs, RjgsCgs, and
RgsRjgsCgs using the pseudo-inverse method. The results are used
as initial estimates in an iterative Newton gradient-conjugate
method to obtain the ﬁnal values.
Figure 1 Equivalent circuit of a reverse-biased cold-FET, including two
intrinsic noise current sources
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2.2. Noise Model
The procedure to obtain a noise model of the reverse-biased
cold-FET is based on determining its total noise correlation matrix
in admittance conﬁguration, CYTOT (see Fig. 1) and its equivalent
output noise current spectral density, io2. To obtain CYTOT, ﬁrst the
expression for the intrinsic “admittance” noise correlation matrix
CYint is written in terms of the gate and drain noise-current spectral
densities, igs2 and igd2 , respectively, and the thermal noise sources
associated with the intrinsic resistances, eRgd2  4TakRgd, eRgs2
 4TakRgs, and eRds2  4TakRds, given by
CYint H0  igs2 00 igd2   H0†  4kTaH1  Yp H1†, (4)
where the superscript † indicates the transpose-conjugate operator,
k is the Boltzmann constant, Ta is the room temperature, H0 is a
conversion matrix from an igs 
 igd noise-source conﬁguration
(see Fig. 1) to an “admittance” noise-source conﬁguration, and the
term 4  k  Ta  (H1  Yp  H1†) is the thermal noise contribution
of the intrinsic elements:
H0  1 10 
1  
Ygs
Y1
0
0
Ygd
Y2
; H1  1 1 00 
1 1;
Yp  
RgsYgs2 0 0
0 RgdYgd2 0
0 0
1
Rds
. (5)
In Eq. (5), Ygs and Ygd are the -branch admittances, where the
former is given by Eq. (2) and a similar expression can be written
for Ygd, and Y1 and Y2 are the gate-source and drain-source diode
admittances, respectively, as shown in Figure 1.
Next, the intrinsic admittance noise correlation matrix CYint is
transformed into the “impedance” representation and the thermal-
noise sources of the parasitic resistances, eRg2  4TakRg, eRd2
 4TakRd, and eRs2  4TakRs, are added [12]. The resultant
correlation matrix, CZ, is expressed as follows:
CZ Zi  CYint  Zi†  4kTaR, (6)
where
R  Rg  Rs RsRs Rd  Rs (7)
and Zi ([Yi]
1) is the intrinsic impedance matrix (see Fig. 1).
Finally, CZ is transformed into the admittance conﬁguration to
obtain the total admittance noise correlation matrix CYTOT. The
resulting expression is given by
CYTOT YZi  CYint  Zi†  4kTa  RY†, (8)
where Y is the device admittance matrix.
Once CYTOT has been determined, the equivalent output noise
current spectral density io2 referred to the FET gate-source (G-S)
port, can be derived. It is assumed that the drain-source (D-D) port
is connected to an arbitrary admittance, YS. The analysis is as
follows. The reverse-biased cold-FET is a noisy two-port that can
be represented (see Fig. 2) as a noiseless two-port with two
noise-current sources, in1 and in2, connected at the G-S port (2-2)
and D-S port (1-1), respectively (admittance conﬁguration). The
thermal noise source, is, associated with the YS admittance is also
considered. From analysis of noisy two-ports in admittance repre-
sentation [13], the following expression for I1 is obtained:
I1 Y11 Y12Y21YS Y22V1 Y12in2 Y12isYS Y22  in1. (9)
The second and third terms in Eq. (9) are the noise contribution to
the total current at the gate-source port. We denote this contribu-
tion as io:
io in1 Pin2 is, (10)
where
P  

Y12
Y22  YS
. (11)
Then, assuming that is is not correlated with in1 and in2, the output
noise current spectral density io2 is given by
io2 P2is2 in12  P2in22  P*in1i*n2 Pin2i*n1. (12)
The self and cross-power spectral densities of the noise sources in1
and in2 [12] can be arranged in matrix form CYTOT, thus obtaining
io2 P2is2 1 P	  CYTOT  1 P	†, (13)
where
CYTOT  in12 in1i*n2in2i*n1 in22 . (14)
The total admittance noise-correlation matrix CYTOT was obtained
in Eq. (8). Substituting (8) into (14), io2 is written as the sum of a
contribution due to the intrinsic noise sources, igs2 and igd2 , and a
contribution due to thermal noise ioe2 (known from small-signal
analysis):
io2 Higs2 00 igd2  H†  ioe2 , (15)
ioe2  4kTaU  R  U†  Q H1  Yp  Q H1†  P2ReYS,
(16)
Figure 2 Noise representation of the reverse-biased cold-FET including
equivalent noise current-sources at input in1 and output in2 (gate-source
port and drain-source ports, respectively) with an arbitrary termination
admittance connected to the drain-source port
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U  1 P	  Y, Q U  Zi, HQ H0. (17)
From Eq. (15), the output current spectral density io2 can be
computed if igs2 (or igd2 if they are assumed to be the same) are
known; however, to compute these terms the multiplier factor M
must be known [see Eq. (1)]. Since M depends on the reverse-
biased cold-FET physical characteristics under prebreakdown con-
ditions, that is, drift and avalanche zone width, ionization coefﬁ-
cient, and saturation drift velocity (which typically are not known),
the calculation of M can be difﬁcult. Alternatively, io2 can be
expressed as a function of the device noise temperature Td and its
admittance Yd, both measured at the gate-source port (plane 2-2 in
Fig. 2):
io2 4k  Td  ReYd. (18)
Considering the assumption that igs2  igd2 , substituting (18) into
(15), and solving for igs2 , the next expression is derived as follows:
igs2  4k  Td  ReYd ioe2   H H†
1. (19)
Finally, using (19) in (1), the multiplier factor M2 is determined at
each frequency:
M2
igs2
2qIGS
. (20)
To measure the reverse-biased cold-FET noise temperature Td and
its gate-source admittance Yd, an experimental on-wafer setup, and
calibration and measurement procedures such as those described in
[5], are used. To reduce the jitter in the computed factor M2 (due
to random measurement errors in Td and Yd), a simple regression
technique in log scale is applied to M2 for a sufﬁcient number of
frequency points, in a similar way as that proposed in [5]. Thus, a
smooth characteristic over the frequency is obtained for M2, in
agreement to theoretical predictions [9]. Then, io2 is calculated
again from Eqs. (1) and (15), estimated Td (Tdest) is computed from
Eq. (18), and the ENR estimated of the reverse-biased cold-FET is
found by using
ENR  10  logTdestT0  1, (21)
where T0 (290°K) is the standard temperature.
3. EXPERIMENTAL RESULTS
The device characterized in this work is an on-wafer 0.5-m
gate-length, 2  50 m gate-width DPD-SQW HEMT from the
Figure 3 S parameters of a reverse-biased cold-FET, with IGS  0.87
mA, measured (– –) and estimated (–)
TABLE 1 Values of the Equivalent-Circuit Element of a
Reversed-Biased Cold-FET with IGS  0.87 mA
Extrinsic Elements Intrinsic Elements
Cpg (fF) 7.43 Cgs (fF) 23.74
Cpd (fF) 19.58 Cgd (fF) 25.01
Lg (pH) 34.44 Cds (fF) 6.56
Ld (pH) 19.58 Rjgs (k) 0.99
Ls (pH) 1.62 Rjgd (k) 1.06
Rg () 2.63 Rgs () 2.28
Rd () 3.72 Rgd () 0.01
Rs () 5.16 Rds (k) 7.95
Figure 4 Frequency dependence of multiplier factor M2 of a reverse-
biased cold-FET, measured (– –) and estimated (–), at Igs  0.87 mA (),
Igs  0.78 mA (‚), and Igs  0.34 mA (E)
Figure 5 Reverse-biased cold-FET ENR, measured (– –) and estimated
(–), at Igs  0.87 mA (), Igs  0.78 mA (‚), and Igs  0.34 mA (E)
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Foundry of Fraunhofer Institut (FhG-IAF), Freiburg, Germany.
The gate bias-point is ﬁxed with a current source, close to the
transistor breakdown point. Figure 3 plots its measured S param-
eters, and the estimated values computed using the procedure
described in section 2.2, showing very good agreement. Table 1
shows the values obtained for the elements of the equivalent
circuit.
From the measured cold-FET noise temperature Td, the cold-
FET multiplier factor M2, computed using Eq. (20), and its ENR
are plotted in Figures 4 and 5, respectively, as a function of
frequency, for three bias points. Both exhibit an excessive ripple
mainly produced by uncertainties in the measured Td, due to a high
reﬂection coefﬁcient magnitude S11  0.6 [14]. Then, the pro-
posed regression technique is applied for the best ﬁt of the mea-
sured multiplier factor M2 as a function of frequency. Using the
result of the regression of M2, Tdest is estimated and the ENR is
estimated from (21). The estimated values of M2 and ENR are
compared with the measurement in Figures 4 and 5. A sensible
reduction in the ripples of M2 and ENR can be observed. The slow
variations of the ENR (due to variations of the device output
impedance) in the computed ENR, demonstrates that the cold-FET
noise model, based on extracting its internal physical noise
sources, reduces the ENR measurement uncertainty.
As an application, the previously characterized reverse-biased
cold-FET is used as an on-wafer noise source to measure receiver-
noise parameters, using the procedure described in [14], and FET
noise parameters. Figure 6 compares the receiver-noise parameters
measured up to 40 GHz with a coaxial noise source, to those
measured with the cold-FET noise source. Good agreement is
obtained.
4. CONCLUSION
A noise model of a reverse-biased cold-FET has been presented, in
which the expressions of the device output noise-current spectral
density as a function of the intrinsic noise sources and their
multiplier factor M2 are determined by application of the noisy
networks theory. The noise model has been applied to the charac-
terization of the ENR of the cold-FET, using broadband S param-
eters and noise-power measurement. To reduce uncertainty in the
measured device’s ENR, a regression technique is applied to the
intrinsic noise-current sources for their best ﬁt with experimental
measurements as a function of frequency, using their smooth
frequency characteristic. Experimental results up to 40 GHz of the
multiplier factor M2 and the ENR are shown. Also, an application
of the reverse-biased cold-FET as on-wafer noise source has been
presented, where it has been used to extract the receiver’s noise
parameters.
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Figure 6 Receiver’s noise parameters up to 40 GHz, measured with a
coaxial noise-source (–E–) and with an on-wafer noise-source (reverse-
biased cold-FET) (– –‚– –)
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